Fun With Enable Flip-Flops | Adventures in ASIC Digital Design
Verilog | T Flip Flop - javatpoint
flipflop - Building a T flip-flop with enable and reset using only a JK flip -flop that has no enable or reset, and use some necessary logic gates - Electrical Engineering Stack Exchange
T Flip Flop Circuit Diagram in Proteus ISIS - The Engineering Projects